Abstract-The impact of the built-in stress of the SiN passivation layer on p-GaN gate High Electron Mobility transistors (HEMTs) is investigated through TCAD simulations. Local modifications of electron confinement in the channel area due to stressor deposition can be exploited to increase the threshold voltage independently of the ON-state resistance (up to +1.5 V for tSiN = 200 nm, σSiN = −2 GPa and LG = 0.2 μm). This technique can also be easily combined with an AlGaN backbarrier structure to increase the design margin of p-GaN gate normally-OFF HEMTs.
I. INTRODUCTION
Owing to their superior material properties, GaN-based high electron mobility transistors (HEMTs) are seen as promising candidates for next generation power switching applications. High-density and high-mobility 2-D electron gas (2DEG) induced at the AlGaN/GaN heterointerface by spontaneous and piezoelectric polarization fields leads to normally-ON type HEMTs [1] . Today, most efforts are oriented toward the development of normally-OFF type devices, required for failsafe operation and circuit complexity reduction.
Silicon nitride (SiN) passivation is largely employed in the fabrication process of typical AlGaN/GaN HEMTs to resolve surface state issues, suppress current collapse and improve overall device performance [2] . It has been recently proposed that local relaxation of unintentionally stressed SiN passivation can directly alter the threshold voltage (V TH ) of HEMTs through piezoelectric polarization-induced charge density generation in the gate area [3] , [4] . By adjusting the plasmaenhanced chemical vapor deposition (PECVD) conditions of SiN, the amplitude and the sign of the intrinsic stress of the film can be controlled [5] . Although normally-OFF devices based solely on SiN stress effect may be designed, they would require agressive scaling of the parameters (stress, thickness) of the film as well as using ultra-short gate lengths, such that this may not be experimentally realistic [6] .
On the other hand, several approaches have been introduced to suppress the 2DEG underneath the gate region to achieve a positive threshold voltage (V TH ), such as recessing the AlGaN barrier [7] or using fluorine-based plasma treatments [8] . A different technique involves growing a p-GaN or pAlGaN layer on top of the barrier to deplete the 2DEG [9] .
While p-type GaN gate technology provides secure normallyoff operation, it lacks of design margin to improve the tradeoff faced between V TH and the ON-state resistance (R ON ). Employing an AlGaN back-barrier can help to increase channel confinement and V TH [10] but it also partly depletes the 2DEG in the access regions, thus increasing R ON . Hence, finding new techniques to increase V TH independently of R ON is an essential challenge in the development of p-GaN gate normally-OFF HEMTs.
The purpose of this work is to provide trends for the optimization of p-GaN gate HEMTs using stressed films. We demonstrate that the mechanical interaction of compressive films can be used to generate a negative polarization-induced charge density in the gate area, locally increasing the electron confinement. This leads to the achievement of a better tradeoff between V TH and R ON , where V TH can be increased independently of R ON . Furthermore, we also show that this technique can be easily combined with an AlGaN back-barrier for larger design margin. 
II. STRUCTURE AND SIMULATION METHODOLOGY

A. Device Structure
We consider the p-GaN gate HEMT structure shown in Figure 1 
B. Simulation Methodology
A three-step simulation methodology shown in Figure 2 is employed to assess the impact of the stressed layer on the electrical characteristics of the p-GaN gate HEMT. Fig. 2 . Three-step simulation framework methodology used to predict the impact of the mechanical relaxation of the stressed passivation film on device characteristics.
1) Process Simulation:
First, the mechanical state of the structure is determined by modeling device fabrication using Sentaurus Process 2D simulations [11] . The intrinsic stress of the passivation layer (σ SiN ) is varied from −2 GPa compressive to +2 GPa tensile to reflect achievable experimental range [5] . A multi-layer deposition scheme consisting in 20 deposition steps is employed for accurate modeling of the mechanical impact of SiN film in the gate region [12] .
2) Polarization Model: Then, the total polarization P in the III-N layers is calculated by summing the contributions of spontaneous and piezoelectric polarizations as P = P sp +P pz .
Piezoelectric polarization is obtained from stress tensor σ and piezoelectric coefficients d as P pz = d · σ in the matrixbased formulation. Polarization-induced fixed charge density ρ P arising from the spatial divergence of the polarization in the III-N layers is calculated as ρ P = −∇ · P 3) Device Simulation: Device simulations are performed using Sentaurus Device [13] . Fixed polarization-induced charge density is included in anisotropic Poisson equation and typical models used in the simulation of GaN-based HEMTs [14] as well as standard parameters for III-N materials [15] are employed.
III. RESULTS AND DISCUSSION
A. Lateral Stress
The impact of the elastic stress relaxation of SiN on lateral stress (σ xx ) is depicted in Figure 3 for L G = 0.20 μm. For unstrained SiN, the AlGaN layer is under constant tensile epitaxial stress and GaN layers are relaxed. However, nonuniform additional compressive (tensile) lateral stress is induced in the gate area in III-N layers due to compressive (tensile) built-in film stress and adds up to the initial stress.
B. Polarization-Induced Charge Density
The distribution of polarization-induced charge density (ρ P ) created in the gate region for L G = 0.2 μm is illustrated in Figure 4 . Fixed negative charges in the range 10 16 -10 18 cm
are generated in the channel region and extend deeply in the GaN buffer. Moreover, SiN relaxation induces fixed positives charges to be created just outside the gate area. Fig. 3 . Vertical profile of lateral stress (σxx) along a cut performed at the center of the gate. The mechanical interaction of the stressed layer in the gate vicinity leads to non-uniform σxx variation along the c-axis direction. Fig. 4 . Two-dimensional distribution of the polarization-induced charge density (ρ P ) generated in the III-N heterostructure consequently of stressed nitride layer deposition.
C. Equilibrium Conduction Band Energy
The electrostatic charges generated in the III-N layers affect the conduction band energy (CBE) level in the channel region as shown in Figures 5 and 6 . Compared to the reference structure (σ SiN = 0 GPa), the CBE is significantly lifted (lowered) by the effect of compressive (tensile) SiN stress. Results indicate that this shift of CBE is not limited to the p-GaN gate but extends deeper in the GaN buffer.
The horizontal profile of the CBE along the 2DEG region displayed in Figure 6 clearly shows tremendous modification of the gate depletion region due to SiN stress. Compressive (tensile) SiN leads to a higher (lower) and wider (narrower) gate depletion region. Furthermore, for a same stress magnitude, σ SiN > 0 leads to more significant changes of the CBE profile and almost cancels the p-GaN gate induced potential barrier. 
D. Device Transfer Characteristics
The simulated transfer characteristics of p-GaN gate HEMTs with L G = 0.2 μm for different values of σ SiN are shown in Figure 7 . Consistently with the increased channel confinement discussed in Section III-C, the transfer characteristics exhibits a positive V TH shift when −2 GPa compressively strained SiN is deposited on top of the p-GaN gate structure. Moreover, a slight increase in saturation current is observed. This is due to the positive polarization-induced charge density created outside the gate area.
Conversely, it is shown that the introduction of tensile SiN leads to a large negative threshold voltage shift such that the device is no longer normally-OFF. This is well explained by the critical degradation of the electron confinement observed in Figures 5 and 6 . A slight decrease in saturation current is also observed due to negative polarization charge density created outsite the gate area.
E. Impact of Gate Length on V TH Shift
The gate length parameter plays a key role in quantifying the impact of SiN on device performances. Indeed, the interactions between the stress fields created in the III-N layers at both edges of the gate are magnified when the gate length is decreased. This is verified when plotting the evolution of the threshold voltage shift against intrinsic film stress in Figure 8 . When L G decreases, the magnitude of ΔV TH increases significantly. It is interesting to note that the trends are not symmetrical with respect to the sign of σ SiN . Indeed, for short gate lengths (L G < 0.5 μm), the magnitude of ΔV TH is greater for tensile films than for compressive films. This is consistent with the evolution of the potential barrier observed in Section III-C. However this trend is reversed for longer gate lengths (L G ≥ 0.5 μm), where the magnitude of ΔV TH is greater for σ SiN < 0. This is due to the CBE increase at both gate edges whereas for σ SiN > 0, the CBE is lower at gate edges but remains weakly impacted at gate center.
F. Trade-off between V TH and R ON
In order to evaluate more extensively the benefits of local stress engineering, simulations combining an AlGaN buffer (or back-barrier) and intrinsically stressed SiN were carried out. The Al content of the buffer (x buffer ) was changed from 0.00 to 0.07 and σ SiN was ranged from -2 GPa to +1 GPa. Obtained results are expressed in terms of the trade-off between the threshold voltage V TH and the specific on-state resistance R ON and displayed in Figure 9 .
As compared to a reference GaN buffer device R with unstrained SiN (x buffer = 0.00, σ SiN = 0 GPa), devices with increasing x buffer show positive V TH shift and substantial R ON increase, due to stronger confinement and partial depletion of the 2DEG in the access region. Thus, while device B (x buffer = 0.05, σ SiN = 0 GPa) can increase V TH from 1.7 V to 3.0 V, it also increases R ON by ∼70%. On the other hand, device A (x buffer = 0.00, σ SiN = −2 GPa) also increases V TH of the reference device by nearly the same amount but without deteriorating R ON . Therefore, local stress engineering of the p-GaN gate HEMT can increase V TH almost independently of R ON , which leads to a great improvement of the V TH -R ON trade-off. Moreover, this results clearly indicate that SiN stress effect can be incorporated in p-GaN gate HEMTs employing AlGaN back-barrier structures to achieve better performances.
In this way, the combination of both techniques could e.g. be used to increase the Al content of the AlGaN barrier to reduce R ON while maintaining V TH around a value of 2 V.
IV. CONCLUSION
This paper reveals the crucial role of stress engineering in obtaining high-performance p-GaN gate normally-OFF HEMTs. While it is shown that tensile films deposited on top of the gate may lead to critical degradation of the safe operation, strategies employing compressively deposited thick films and relatively short gate lengths can be implemented to greatly improve the trade-off between the threshold voltage and the on-state resistance of the devices. Moreover, this technique can be used in conjunction with AlGaN backbarriers to furthermore increase the design margin.
